UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/074,779	02/13/2002	Eric M. Dowling	SEARCHP.011C1DV1	7948

27299	7590	12/09/2004

GAZDZINSKI & ASSOCIATES
11440 WEST BERNARDO COURT, SUITE 375
SAN DIEGO, CA 92127

EXAMINER
HUISMAN, DAVID J

ART UNIT	PAPER NUMBER
2183	

DATE MAILED: 12/09/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

PTO-90C (Rev. 10/03)

	Application No.	Applicant(s)
Office Action Summary	10/074,779	DOWLING, ERIC M.
	Examiner	Art Unit	
	David J. Huisman	2183	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE _3_ MONTH(S) FROM
THE MAILING DATE OF THIS COMMUNICATION.
- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

1) ☒ Responsive to communication(s) filed on _13 February 2002_.
2a) ☐ This action is **FINAL**.   2b) ☒ This action is non-final.
3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

4) ☒ Claim(s) _1-49_ is/are pending in the application.
   4a) Of the above claim(s) _____ is/are withdrawn from consideration.
5) ☐ Claim(s) _____ is/are allowed.
6) ☒ Claim(s) _1-49_ is/are rejected.
7) ☐ Claim(s) _____ is/are objected to.
8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

9) ☒ The specification is objected to by the Examiner.
10) ☒ The drawing(s) filed on _13 February 2002_ is/are: a) ☐ accepted or b) ☒ objected to by the Examiner.
   Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
   Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
   a) ☐ All   b) ☐ Some * c) ☐ None of:
      1. ☐ Certified copies of the priority documents have been received.
      2. ☐ Certified copies of the priority documents have been received in Application No. _____.
      3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
   * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

1) ☒ Notice of References Cited (PTO-892)
2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
3) ☒ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date _03 July 2002_.
4) ☐ Interview Summary (PTO-413) Paper No(s)/Mail Date. _____.
5) ☐ Notice of Informal Patent Application (PTO-152)
6) ☐ Other: _____.

U.S. Patent and Trademark Office
PTOL-326 (Rev. 1-04)   Office Action Summary   Part of Paper No./Mail Date 20041207

DETAILED ACTION

1.   Claims 1-49 have been examined.

Papers Submitted

2.   It is hereby acknowledged that the following papers have been received and

placed of record in the file: Preliminary Amendment as received on 2/13/02, IDS as

received on 7/3/02, and Change of Address as received on 4/22/04.

Specification

3.   The title of the invention is not descriptive. A new title is required that is clearly

indicative of the invention to which the claims are directed.

4.   The lengthy specification has not been checked to the extent necessary to

determine the presence of all possible minor errors. Applicant's cooperation is requested

in correcting any errors of which applicant may become aware in the specification.

Drawings

5.   The drawings are objected to as failing to comply with 37 CFR 1.84(p)(5) because

they include the following reference character(s) not mentioned in the description: In

Fig.1, reference numbers 118 and 126 have not been found in the specification. In Fig.2,

reference numbers 200, 214, and 216 have not been found in the specification. Corrected

drawing sheets, or amendment to the specification to add the reference character(s) in the

description, are required in reply to the Office action to avoid abandonment of the

application. Any amended replacement drawing sheet should include all of the figures

appearing on the immediate prior version of the sheet, even if only one figure is being amended. The replacement sheet(s) should be labeled "Replacement Sheet" in the page header (as per 37 CFR 1.84(c)) so as not to obstruct any portion of the drawing figures. If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

6.   The drawings (Fig.2) are objected to as failing to comply with 37 CFR 1.84(p)(4) because reference characters "204" and "206" have both been used to designate a component labeled with an "S". Even if these are different parts, they should be illustrated differently because they appear to be the same part in the figure. Corrected drawing sheets are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The replacement sheet(s) should be labeled "Replacement Sheet" in the page header (as per 37 CFR 1.84(c)) so as not to obstruct any portion of the drawing figures. If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

7.   The drawings (Fig.4) are objected to as failing to comply with 37 CFR 1.84(p)(5) because they do not include the following reference character(s) mentioned in the description: Reference number 400 appears in the specification but not in Fig.4. Corrected drawing sheets are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the

figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The replacement sheet(s) should be labeled "Replacement Sheet" in the page header (as per 37 CFR 1.84(c)) so as not to obstruct any portion of the drawing figures. If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

8.   The drawings are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the claims. The examiner asserts that a good number of claims do not appear to be shown in the drawings. For example, the examiner cannot find drawings which show precharging and deactivation (claim 1), making selected register files accessible and not accessible (claim 2), first and second instruction sets, etc. Applicant should review all of the claims and make sure each feature is illustrated. Each feature must be shown or the feature(s) canceled from the claim(s). No new matter should be entered.

Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The figure or figure number of an amended drawing should not be labeled as "amended." If a drawing figure is to be canceled, the appropriate figure must be removed from the replacement sheet, and where necessary, the remaining figures must be renumbered and appropriate changes made to the brief description of the several views of the drawings for consistency. Additional replacement sheets may be necessary to show the renumbering of the

remaining figures. The replacement sheet(s) should be labeled "Replacement Sheet" in the page header (as per 37 CFR 1.84(c)) so as not to obstruct any portion of the drawing figures. If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

Claim Objections

9. Claim 7 is objected to because of the following informalities: On page 44, line 7, please reword "each said register file" as it is grammatically incorrect. Appropriate correction is required.

10. Claim 8 is objected to because of the following informalities: On page 44, line 16, please insert --of-- after "contents". Also, replace "a executes" with --executes a--. Appropriate correction is required.

11. Claim 11 is objected to because of the following informalities: Replace "corresponds to at least partially to" with --corresponds at least partially to--. Also, replace "reference" with --references--. Appropriate correction is required.

12. Claim 12 is objected to because of the following informalities: Replace the second occurrence of "(iv)" with --(v)--. Appropriate correction is required.

13. Claim 23 is objected to because of the following informalities: On page 48, line 14, remove "of" after "second". Appropriate correction is required.

14. Claim 25 is objected to because of the following informalities: On page 49, line 6, replace "a data" with --data--. Appropriate correction is required.

15.   Claim 28 is objected to because of the following informalities: Insert --of--

between "each" and "said". Appropriate correction is required.

16.   Claim 31 is objected to because of the following informalities: Replace "the said"

with either --the-- or --said--. Appropriate correction is required.

17.   Claim 32 is objected to because of the following informalities: Replace "the said"

with either --the-- or --said--. Appropriate correction is required.

18.   Claim 33 is objected to because of the following informalities: Remove "a".

Appropriate correction is required.

19.   Claim 34 is objected to because of the following informalities: Remove "a" after

"one". Appropriate correction is required.

20.   Claim 37 is objected to because of the following informalities: Replace

"reference" with --references--. Also, replace "corresponds to at least partially to" with --

corresponds at least partially to--. Appropriate correction is required.

21.   Claim 38 is objected to because of the following informalities: Remove "and

store" as store operations do not involve moving data from a DRAM row into a register

file. Stores are the exact opposite. Appropriate correction is required.

22.   Claim 45 is objected to because of the following informalities: Reword "each

said register file" as it is grammatically incorrect. Also, "onto to" is grammatically

incorrect and should be reworded. Appropriate correction is required.

23.   The examiner asserts that applicant's claims are replete with grammatical errors

and other informal problems, as shown above. The applicant is advised to look over the

claims and fix any additional errors.

Claim Rejections - 35 USC § 112

24.   The following is a quotation of the first paragraph of 35 U.S.C. 112:

> The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

25.   Claim 33 is rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the enablement requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to enable one skilled in the art to which it pertains, or with which it is most nearly connected, to make and/or use the invention. The examiner can find no support in the specification for using a row address pointer to identify a selected register file. The examiner is under the impression that the row address pointer points to a row of DRAM. For purposes of this examination, the claim will be interpreted as if the row address pointer identifies a row of DRAM. If the examiner is incorrect, applicant should point out the portion of the specification which supports applicant's claims.

26.   The following is a quotation of the second paragraph of 35 U.S.C. 112:

> The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

27.   Claims 2-5, 20, 23, 28, 38, 42, and 45 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

28.   Claim 2 recites the limitation "said first and second register sets" in line 5. There is insufficient antecedent basis for this limitation in the claim.

29.   Claim 3 recites the limitation "said first and second register sets" in line 5. There is insufficient antecedent basis for this limitation in the claim.

30.   Claim 3 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention. More specifically, lines 16-18 on page 43 should be reworded as it is not clear whether applicant is trying to say that deselection results in making a register set accessible or inaccessible. The examiner will assume that applicant means that it makes the register set inaccessible as claimed in claim 2 but it should be worded more clearly, as in claim 2.

31.   Claim 4 recites the limitation "said first and second register sets" in line 5. There is insufficient antecedent basis for this limitation in the claim.

32.   Claim 5 recites the limitation "said second functional unit" in lines 1-2. There is insufficient antecedent basis for this limitation in the claim.

33.   Claim 20 recites the limitation "said instruction set" on page 47, line 18. There is insufficient antecedent basis for this limitation in the claim, as first and second instruction sets are previously mentioned in claim 20 and an instruction set is previously mentioned in claim 16.

34.   Claim 23 recites the limitation "said first and second register sets" in line 16 on page 48. There is insufficient antecedent basis for this limitation in the claim. Please replace "sets" with --files--. Also, the claim recites the limitation "said register file" in line 18 on page 48. There is insufficient antecedent basis for this limitation in the claim.

35.   Claim 28 recites the limitation "the register set". There is insufficient antecedent basis for this limitation in the claim.

36.   Claim 38 recites the limitation "said parallel load". There is insufficient

antecedent basis for this limitation in the claim.

37.   Claim 42 recites the limitation "said data assembly unit". There is insufficient

antecedent basis for this limitation in the claim.

38.   Claim 45 twice recites the limitation "said functional unit". There is insufficient

antecedent basis for this limitation in the claim.

39.   The examiner asserts that applicant's claims are replete with 35 U.S.C 112

problems, as shown above. The applicant is advised to look over the claims and fix any

additional errors.

Claim Rejections - 35 USC § 103

40.   The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all

obviousness rejections set forth in this Office action:

> (a) A patent may not be obtained though the invention is not identically disclosed or described as set
> forth in section 102 of this title, if the differences between the subject matter sought to be patented and
> the prior art are such that the subject matter as a whole would have been obvious at the time the
> invention was made to a person having ordinary skill in the art to which said subject matter pertains.
> Patentability shall not be negatived by the manner in which the invention was made.

41.   Claims 1, 6-10, 12-15, and 46-48 are rejected under 35 U.S.C. 103(a) as being

unpatentable over Inagami et al., U.S. Patent No. 4,881,168 (herein referred to as

Inagami). In addition, Wright et al., U.S. Patent No. 5,587,961 (herein referred to as

Wright) is cited as extrinsic evidence for showing that precharge and deactivate

commands exist.

42.   Referring to claim 1, Inagami has taught a processor comprising:

a) an array comprising a plurality of random access memory cells arranged in rows and

columns. See Fig. 1 and note that main memory (component 1) inherently comprises

rows and columns of memory cells. Inagami has not explicitly taught that the memory

array is a DRAM array. However, Official Notice is taken that DRAM and its

advantages are well known and expected in the art. More specifically, DRAM is a very

popular memory technology because of its high density and low price (in comparison to

other memory such as SRAM). Therefore, it would have been obvious to one of ordinary

skill in the art at the time of the invention to modify Inagami's main storage to be a

DRAM array.

b) a set of row address registers. See Fig.1, component 60, and column 5, lines 13-17.

c) one or more sets of registers, each of said sets of registers capable of being loaded or

stored in response to a single latch signal. See Fig.1, components VMR0-VMR7 and

VR0-VR7. Note that these registers may be loaded or stored in response to a single load

or store signal shown in Fig.4, Fig.5, and column 1, lines 52-64.

d) an instruction set which includes:

> (i) at least one command to perform arithmetic on said row address registers. See
>
> Fig.6, column 7, line 66, to column 8, line 9, and note that arithmetic is performed
>
> on the row address registers by the start address calculation unit 310.
>
> (ii) a command to precharge (activate) rows pointed to by said row address
>
> registers. This is deemed inherent by the examiner because in a DRAM, a row
>
> must be precharged before it may be read. See Wright, column 1, lines 43-59, for
>
> further information.
>
> (iii) a command to deactivate rows pointed to by said row address registers. This
>
> command is also deemed inherent as if the rows are not deactivated, they will stay
>
> activated. Clearly, after an access is made, that memory access is complete.

After an access to a row, it must be precharged so that it may be accessed again in

the future. Therefore, it must be deactivated. See Wright, column 1, lines 37-59,

for further information.

(iv) a command to load a plurality of words of a row designated by said row

address registers into designated sets of data registers. See Fig.4, and column 1,

lines 52-59.

(v) a command to load selected columns of rows pointed to by said row address

registers into designated sets of data registers, said selection based on bits in a

mask. Again, see Fig.4, the abstract, and column 1, lines 52-59.

43.   Referring to claim 6, Inagami has taught a processor as described in claim 1.

Inagami has further taught a plurality of DRAM arrays. More specifically, the smallest

array possible is either 1 row or 1 column. Clearly, Inagami has more rows and columns

than this; otherwise, very little data would be stored. Consequently, Inagami would have

many DRAM arrays (for instance, may 1x1 memory arrays).

44.   Referring to claim 7, Inagami has taught a processor as described in claim 1.

Inagami has further taught:

a) at least one functional unit. See Fig.1, component 5.

b) whereby said one or more sets of registers comprise a plurality of register files (see

Fig.1, components Vro-VR7 and VMR0-VMR7), each said register file comprising a

parallel access port operative to load or store contents of said register file in a single cycle

from or to a DRAM row as selected by said row-address register (again see Fig.1), each

said register file further comprising at least a second access port operative to transfer data

between said functional unit and a selected subset register in said register file (note that

the register files are coupled to the functional units 5 via switches).

45.   Referring to claim 8, Inagami has taught a processor as described in claim 7.

Inagami has further taught:

a) a second functional unit. See Fig. 1, component 2, for instance.

b) whereby said first functional unit executes a first command to perform logical

processing on the contents of one or more registers within a selected active one of said

register sets (as seen in Fig. 1, component 5 performs operations on register operands),

and said second functional unit executes a second command to parallely transfer data

between a selected inactive one of said register sets and said DRAM array (note that the

load/store pipes do the loading and that a register file may be loaded while not being used

to supply operands, i.e., inactive).

46.   Referring to claim 9, Inagami has taught a processor as described in claim 8.

Inagami has not explicitly taught that said first and second functional units execute said

first and second commands substantially contemporaneously. However, it should be

noted that the load/store pipes and the operation pipes are completely separate (see

Fig. 1). That is, there is not a single unit which executes both instructions. Consequently,

both the first and second commands could execute simultaneously and this would result

in the most efficiency as two operations may be performed in less time than performing

one after the other. As a result, it would have been obvious to execute the first and

second commands simultaneously because Inagami's hardware supports it.

47.   Referring to claim 10, Inagami has taught a processor as described in claim 8.

Inagami has further taught:

a) a first software module comprising a set of data manipulation commands, said first

software module executed by said first functional unit. It is inherent that a group of

instructions exist which causes the manipulation of register data. These commands,

which include multiplication, addition, etc. (column 4, lines 35-37), would be executed

by the operation pipes 5 (Fig.1).

b) a second software module comprising a set of parallel data transfer commands, said

second software module being executed by said second functional unit. See column 1,

lines 52-64, and note that these transfer commands are executed by the second functional

unit (load/store pipes). See column 4, lines 32-35.

c) whereby said second software module operates in support of said first software module

to prefetch data from said DRAM array into one of said register files in advance of said

data being needed by said first software module. Clearly, when load instructions are

executed, they are executed to bring data into the memory so that subsequent instructions

may use that data. This is prefetching in that the data is prefetched before the consumer

instruction actually requires it.

48.   Referring to claim 12, Inagami has taught a processor as described in claim 1.

Inagami has further taught:

a) first and second sets of functional units (Fig.1, components 5 and 2 respectively), said

first and second sets of functional units having respective first and second instruction

subsets. Clearly, the first functional unit will execute instructions such as multiplication

and addition (manipulation instructions) while the second functional unit executes

instructions for data transfer. See column 4, lines 32-37.

b) whereby the second instruction subset includes said commands (ii), (iii), (iv) and (v).

Since commands (ii)-(v) deal with memory, they will be executed by component 2.

c) Inagami has not explicitly taught that command (i) is part of the first instruction subset.

However, the row address register holds memory addresses and Official Notice is taken

that memory addresses may be generated by arithmetic units. This would allow for

different types of addressing modes to exist, such as indirect addressing. As a result, it

would have been obvious to one of ordinary skill in the art at the time of the invention to

modify Inagami such that command (i) is part of the first instruction subset.

49.   Referring to claim 13, Inagami has taught a processor comprising:

a) an array comprising a plurality of random access memory cells arranged in rows and

columns. See Fig.1 and note that main memory (component 1) inherently comprises

rows and columns of memory cells. Inagami has not explicitly taught that the memory

array is a DRAM array. However, Official Notice is taken that DRAM and its

advantages are well known and expected in the art. More specifically, DRAM is a very

popular memory technology because of its high density and low price (in comparison to

other memory such as SRAM). Therefore, it would have been obvious to one of ordinary

skill in the art at the time of the invention to modify Inagami's main storage to be a

DRAM array.

b) a row address register. See Fig.1, component 60, and column 5, lines 13-17.

c) one or more sets of data registers, each of said sets of data registers capable of being

loaded or stored in response to a single latch signal. See Fig.1, components VMR0-

VMR7 and VR0-VR7. Note that these registers may be loaded or stored in response to a

single load or store signal shown in Fig.4, Fig.5, and column 1, lines 52-64.

d) a bit mask to select one or more data locations within at least one of said register sets.

See Fig.4 and Fig.5, component 22.

e) an instruction set which comprises at least:

(i) a command to perform arithmetic on said row address register. See Fig.6, column 7, line 66, to column 8, line 9, and note that arithmetic is performed on the row address registers by the start address calculation unit 310.

(ii) a command to precharge (activate) a row pointed to by said row address register. This is deemed inherent by the examiner because in a DRAM, a row must be precharged before it may be read. See Wright, column 1, lines 43-59, for further information.

(iii) a command to deactivate a row pointed to by said row address register. This command is also deemed inherent as if the rows are not deactivated, they will stay activated. Clearly, after an access is made, that memory access is complete. After an access to a row, it must be precharged so that it may be accessed again in the future. Therefore, it must be deactivated. See Wright, column 1, lines 37-59, for further information.

(iv) a command to load a set of selected elements of the row pointed to by said row address register into a selected set of said data registers, said selection based on bits in said mask. See Fig.4, and column 1, lines 52-59.

50.   Referring to claim 14, Inagami has taught a processor as described in claim 13. Inagami has further taught that said load command causes an entire row that was previously precharged to be loaded. Note from Fig.4 that if the mask were set to all 1's, then the entire row would be loaded.

51.   Referring to claim 15, Inagami has taught a processor as described in claim 13.

Inagami has further taught that said load command causes a subset of a row that was

previously precharged to be loaded. See Fig.4.

52.   Referring to claim 46, Inagami has taught a digital processor comprising:

a) an array having a plurality of random access memory cells arranged in rows and

columns. See Fig.1 and note that main memory (component 1) inherently comprises

rows and columns of memory cells. Inagami has not explicitly taught that the memory

array is a DRAM array. However, Official Notice is taken that DRAM and its

advantages are well known and expected in the art. More specifically, DRAM is a very

popular memory technology because of its high density and low price (in comparison to

other memory such as SRAM). Therefore, it would have been obvious to one of ordinary

skill in the art at the time of the invention to modify Inagami's main storage to be a

DRAM array.

b) a set of row address registers. See Fig.1, component 60, and column 5, lines 13-17.

c) one or more sets of registers each capable of being loaded or stored in response to a

latch signal. See Fig.1, components VMR0-VMR7 and VR0-VR7. Note that these

registers may be loaded or stored in response to a single load or store signal shown in

Fig.4, Fig.5, and column 1, lines 52-64.

d) a method of processing data comprising:

    (i) performing arithmetic on said row address registers. See Fig.6, column 7, line

    66, to column 8, line 9, and note that arithmetic is performed on the row address

    registers by the start address calculation unit 310.

(ii) precharging (activating) rows pointed to by said row address registers. This is

deemed inherent by the examiner because in a DRAM, a row must be precharged

before it may be read. See Wright, column 1, lines 43-59, for further information.

(iii) loading a plurality of words of a row designated by said row address registers

into designated sets of data registers. See Fig.4, and column 1, lines 52-59.

53.   Referring to claim 47, Inagami has taught a method as described in claim 46.

Inagami has further taught deactivating rows pointed to by said row address registers.

This command is deemed inherent as if the rows are not deactivated, they will stay

activated. Clearly, after an access is made, that memory access is complete. After an

access to a row, it must be precharged so that it may be accessed again in the future.

Therefore, it must be deactivated. See Wright, column 1, lines 37-59, for further

information.

54.   Referring to claim 48, Inagami has taught a digital processor comprising:

a) an array having a plurality of random access memory cells arranged in rows and

columns. See Fig.1 and note that main memory (component 1) inherently comprises

rows and columns of memory cells. Inagami has not explicitly taught that the memory

array is a DRAM array. However, Official Notice is taken that DRAM and its

advantages are well known and expected in the art. More specifically, DRAM is a very

popular memory technology because of its high density and low price (in comparison to

other memory such as SRAM). Therefore, it would have been obvious to one of ordinary

skill in the art at the time of the invention to modify Inagami's main storage to be a

DRAM array.

b) a set of row address registers. See Fig.1, component 60, and column 5, lines 13-17.

c) one or more sets of registers each capable of being loaded or stored in response to a

latch signal. See Fig.1, components VMR0-VMR7 and VR0-VR7. Note that these

registers may be loaded or stored in response to a single load or store signal shown in

Fig.4, Fig.5, and column 1, lines 52-64.

d) a method of processing data comprising:

> (i) performing arithmetic on said row address registers. See Fig.6, column 7, line
>
> 66, to column 8, line 9, and note that arithmetic is performed on the row address
>
> registers by the start address calculation unit 310.
>
> (ii) precharging (activating) rows pointed to by said row address registers. This is
>
> deemed inherent by the examiner because in a DRAM, a row must be precharged
>
> before it may be read. See Wright, column 1, lines 43-59, for further information.
>
> (iii) loading selected columns of rows pointed to by said row address registers
>
> into designated sets of said data registers, said selection based on bits in a mask.
>
> See Fig.4, the abstract, and column 1, lines 52-59.

55.   Claims 2-5, 11, and 16-27 are rejected under 35 U.S.C. 103(a) as being

unpatentable over Inagami, as applied above, in view of Parady, U.S. Patent No.

5,933,627.

56.   Referring to claim 2, Inagami has taught a processor as described in claim 1.

a) Inagami has further taught first and second sets of functional units, said first and

second sets of functional units having respective first and second instruction sets and

capable of accessing said first and second register sets. See Fig.1, components 5-0 to 5-3,

and note that these functional units may access any of the register sets.

b) Inagami has not taught a command to select one of said first and second sets of

registers to be an architectural set of registers accessible to said first set of functional

units, a command to deselect the other of said first and second sets of registers so that it is

no longer an architectural register set accessible to said first set of functional units, a

command to select one of said first and second sets of registers to be an architectural set

of registers accessible to said second set of functional units, and a command to deselect

the other one of said first and second sets of registers so that it is no longer an

architectural register set accessible to said second set of functional units. However,

Parady has taught a thread switch command which performs such operations. More

specifically, in Parady, a first set of functional units may comprise components 38 and 40

in Fig.1 (which would execute a first set of instructions comprising floating-point

addition, subtraction, and multiplication operations). In response to a thread switch

command, a new register set (Fig.1, component 50) corresponding to the switched-in

(current) thread will be made accessible to the first set of functional units. Meanwhile,

the previously used register set corresponding to the switch-out (inactive) thread is no

longer accessed by the first set of functional units. See the abstract and column 2, lines

18-39. Likewise, the thread switch command will also make the new register set

available to a second set of functional units (for example, components 42 and 44 in Fig.1,

which would execute a second set of instructions comprising floating-point division and

graphical addition and subtraction operations), whereas the previously used register set

will become "invisible" to the second set of functional units. A person of ordinary skill

in the art would have recognized that multithreading and thread switching are beneficial

tools for a system because when one thread stalls, another thread may be switched in and

executed, thereby preventing the processor from going idle. With thread switching

comes the switching of register files as well. Therefore, it would have been obvious to

one of ordinary skill in the art at the time of the invention to modify Inagami to toggle

between active and inactive register file states because switching of register sets supports

thread switching, which as described above, prevents a processor from staying idle during

a stall, thereby increasing throughput and efficiency.

57.   Referring to claim 3, Inagami has taught a processor as described in claim 1.

a) Inagami has further taught first and second sets of functional units, said first and

second sets of functional units having respective first and second instruction sets and

capable of accessing said first and second register sets. See Fig.1, components 5-0 to 5-3,

and note that these functional units may access any of the register sets.

b) Inagami has not taught a command which selects one of said first and second sets of

registers to be an architectural set of registers accessible to said first set of functional

units, and at the same time, deselects said one of said first and second sets of registers to

be an architectural set of registers accessible to said second set of functional units.

However, Parady has taught a thread switch command which performs such operations.

More specifically, in Parady, a first set of functional units may comprise components 34

and 36 in Fig.1 (which would execute a first set of instructions comprising integer ALU,

multiplication, and division operations). In response to a thread switch command, a new

register set (Fig.1, component 48) corresponding to the switched-in (current) thread will

be made accessible to the first set of functional units (integer registers for integer

functional units). At the same time, the new register set will not be accessible to a second

set of functional unit comprising components 38 and 40 in Fig.1 (which would execute

floating-point addition, subtraction, and multiplication operations). This is because the

selected register file is an integer register file and floating-point functional units would

not access the integer register file (they would access a floating-point register file 50). A

person of ordinary skill in the art would have recognized that multithreading and thread

switching are beneficial tools for a system because when one thread stalls, another thread

may be switched in and executed, thereby preventing the processor from going idle.

With thread switching comes the switching of register files as well. Therefore, it would

have been obvious to one of ordinary skill in the art at the time of the invention to modify

Inagami to toggle between active and inaccessible register file states because switching of

register sets supports thread switching, which as described above, prevents a processor

from staying idle during a stall, thereby increasing throughput and efficiency.

58.   Referring to claim 4, Inagami has taught a processor as described in claim 1.

Inagami has not explicitly taught the specifics of the functional units 5-0 to 5-3, and more

specifically has not taught first and second sets of functional units, said first and second

sets of functional units having respective first and second instruction sets and accessing

said first and second register sets and whereby said first and second instruction sets are

subsets of said instruction set of said embedded-DRAM processor. However, Parady has

taught the functional units may be of a floating-point type and of an integer type. See

Fig.1. These two sets of functional units would execute integer and floating-point

instructions, respectively, wherein each is a subset of the overall instruction set (integer +

floating-point + miscellaneous instructions). Having different types of functional unit

allows for the execution of different types of instructions and consequently, it would have

been obvious to one of ordinary skill in the art at the time of the invention to modify

Inagami to include different types of functional units.

59.   Referring to claim 5, Inagami in view of Parady has taught a processor as

described in claim 4. Inagami has not explicitly taught that said second functional unit is

a multi-issue functional unit and further comprises a dispatch unit and a plurality of

functional units which each execute a respective instruction stream as dispatched by said

dispatch unit. However, Parady has taught such a concept. Note that the second

functional unit may comprise components 28, 38, 40, 42, 44, and 46 of Fig.1. This

includes a dispatch unit, which must inherently exists to dispatch instructions (in this case

4 instructions at a time (column 3, lines 14-17)), and a plurality of functional units (38-

46) which may each execute dispatched instructions. Having multiple functional units

and a multi-issue dispatcher allows multiple instructions to be executed at any given time,

thereby increasing throughput. As a result, it would have been obvious to one of ordinary

skill in the art at the time of the invention to modify Inagami to have a multi-issue

functional unit.

60.   Referring to claim 11, Inagami has taught a processor as described in claim 10.

Inagami has further taught that:

a) said first software module contains an instruction that reference registers within an

architectural register set visible to said first functional unit, whereby said architectural

register set corresponds to at least partially to said one of said register files that is in an

active state. See column 4, lines 35-37, and note addition and multiplication instructions

would exist which operate on data retrieved from register files (Fig.1). Clearly, if the

functional unit 5 is retrieving data from a register file, then that register file is visible and

in an active state.

b) said second software module contains instructions that cause data to be transferred

between an inactive register set and said DRAM array. As discussed above, a register

file does not need to be read every cycle. Therefore, it may be inactive with respect to

the functional units. However, since the load pipes are separate from the functional units,

the data transfer may occur even if the file is not being used by a functional unit.

c) Inagami has not taught that the second software module also executes a command to

toggle a selected register set between said active and inactive states. However, Parady

has taught a thread switch command which performs such toggling. More specifically, in

Parady, every time a thread switch occurs, a new register file becomes active and the

previously active register file becomes inactive. This allows for thread switching without

having to save or reload a context of a thread, thereby saving processing time. A person

of ordinary skill in the art would have recognized that multithreading and thread

switching are beneficial tools for a system because when one thread stalls, another thread

may be switched in and executed, thereby preventing the processor from going idle.

With thread switching comes the switching of register files as well. Therefore, it would

have been obvious to one of ordinary skill in the art at the time of the invention to modify

Inagami to toggle between active and inactive register file states because switching of

register sets supports thread switching, which as described above, prevents a processor

from staying idle during a stall, thereby increasing throughput and efficiency.

61.   Referring to claim 16, Inagami has taught a processor comprising:

a) an array comprising a plurality of random access memory cells arranged in rows and

columns. See Fig.1 and note that main memory (component 1) inherently comprises

rows and columns of memory cells. Inagami has not explicitly taught that the memory

array is a DRAM array. However, Official Notice is taken that DRAM and its

advantages are well known and expected in the art. More specifically, DRAM is a very

popular memory technology because of its high density and low price (in comparison to

other memory such as SRAM). Therefore, it would have been obvious to one of ordinary

skill in the art at the time of the invention to modify Inagami's main storage to be a

DRAM array.

b) a row address register. See Fig.1, component 60, and column 5, lines 13-17.

c) first and second register files, each of said register files having a plurality of data

registers capable of being loaded or stored in response to a single latch signal. See Fig.1,

components VMR0-VMR7 and VR0-VR7. Note that these registers may be loaded or

stored in response to a single load or store signal shown in Fig.4, Fig.5, and column 1,

lines 52-64.

d) Inagami has not taught that each of said register files is also capable of being placed

into an active state and an inactive state. However, Parady has taught a thread switch

command which performs such state toggling. More specifically, in Parady, every time a

thread switch occurs, a new register file becomes active and the previously active register

file becomes inactive. This allows for thread switching without having to save or reload

a context of a thread, thereby saving processing time. A person of ordinary skill in the art

would have recognized that multithreading and thread switching are beneficial tools for a

system because when one thread stalls, another thread may be switched in and executed,

thereby preventing the processor from going idle. With thread switching comes the

switching of register files as well. Therefore, it would have been obvious to one of

ordinary skill in the art at the time of the invention to modify Inagami to toggle between

active and inactive register file states because switching of register sets supports thread

switching, which as described above, prevents a processor from staying idle during a

stall, thereby increasing throughput and efficiency.

e) a bit mask to select one or more locations within at least one of said register files. See

Fig.4 and Fig.5, component 22.

f) an instruction set which comprises at least:

> (i) a command to perform arithmetic on said row address register. See Fig.6,
>
> column 7, line 66, to column 8, line 9, and note that arithmetic is performed on
>
> the row address registers by the start address calculation unit 310.
>
> (ii) a command to load a set of selected elements of the row pointed to by said
>
> row address register into a selected set of said data registers, said selection based
>
> on bits in said mask. See Fig.4, and column 1, lines 52-59.

62.   Referring to claim 17, Inagami in view of Parady has taught a processor as

described in claim 16. Parady has further taught that the instruction set further comprises

a command to toggle a register set between said active and inactive states. As discussed

in Parady's abstract, a thread switch occurs on a cache miss during a load instruction's

execution. Therefore, this command is built into a load instruction which is part of the

instruction set.

63.   Referring to claim 18, Inagami in view of Parady has taught a processor as

described in claim 17. Parady has further taught that said toggle command causes said

first register file to toggle from the inactive state to the active state and also causes the

second register file to toggle from the active state to the inactive state. Again, as

described in the rejection of claim 16 above, every time a thread switch occurs, a new

register file becomes active and the previously active register file becomes inactive. That

is, each thread has its own register file (column 2, lines 35-37). Consequently, when a

thread switch occurs, the register file corresponding to the switched in thread goes from

inactive to active, while the register file corresponding to the switched out thread goes

from active to inactive.

64.   Referring to claim 19, Inagami in view of Parady has taught a processor as

described in claim 16. Inagami has further taught that the instruction set further

comprises a command to manipulate the bits in the bit mask. Although the command is

not explicitly mentioned, the vector masks are stored in register files VMR0-VMR7 and

they may be written to (modified) as seen in Fig.1.

65.   Referring to claim 20, Inagami in view of Parady has taught a processor as

described in claim 16. Inagami has further taught:

a) first and second sets of functional units, said first and second sets of functional units

having respective first and second instruction sets and capable of accessing said first and

second register sets. See Fig.1 and note that the first set of functional units could be

component 5, which executes manipulation instructions like multiplication, addition, etc.

See column 4, lines 35-37. The second set of functional units could be component 2 of

Fig.1, which executes data transfer instructions such as loads and stores. See column 4,

lines 32-35.

b) said instruction set further comprises at least:

(i) a command to select one of said first and second sets of registers to be an architectural set of registers accessible to said first set of functional units. See Fig.1. Clearly, if a functional unit (5-0, for instance) executes an addition instruction, it will select at least one of the register files so that it may access operands.

(ii) a command to select one of said first and second sets of registers to be an architectural set of registers accessible to said second set of functional units. See Fig.1. Clearly, if a functional unit (2-0, for instance) executes a store instruction, it will select at least one of the register files so that it may access an operand to be stored.

66.   Referring to claim 21, Inagami in view of Parady has taught a processor as described in claim 20. Inagami has not taught that the instruction set further comprises a command to deselect the other of said first and second sets of registers so that it is no longer an architectural register set accessible to said first set of functional units and a command to deselect the other one of said first and second sets of registers so that it is no longer an architectural register set accessible to said second set of functional units. However, Parady has taught such a concept. More specifically, in Parady, every time a thread switch occurs, a new register file becomes active and the previously active register file becomes inactive (deselected so it is no longer accessible). This allows for thread switching without having to save or reload a context of a thread, thereby saving processing time. A person of ordinary skill in the art would have recognized that multithreading and thread switching are beneficial tools for a system because when one thread stalls, another thread may be switched in and executed, thereby preventing the

processor from going idle. With thread switching comes the switching of register files as

well. Therefore, it would have been obvious to one of ordinary skill in the art at the time

of the invention to modify Inagami to toggle between selection and deselection of register

files because switching of register sets supports thread switching, which as described

above, prevents a processor from staying idle during a stall, thereby increasing

throughput and efficiency.

67.   Referring to claim 22, Inagami in view of Parady has taught a processor as

described in claim 20. Inagami has further taught that at least one of said sets of

functional units contains a single functional unit. See Fig.1, component 5, and note that it

contains a single unit 5-0.

68.   Referring to claim 23, Inagami has taught a processor comprising:

a) an array comprising a plurality of random access memory cells arranged in rows and

columns. See Fig.1 and note that main memory (component 1) inherently comprises

rows and columns of memory cells. Inagami has not explicitly taught that the memory

array is a DRAM array. However, Official Notice is taken that DRAM and its

advantages are well known and expected in the art. More specifically, DRAM is a very

popular memory technology because of its high density and low price (in comparison to

other memory such as SRAM). Therefore, it would have been obvious to one of ordinary

skill in the art at the time of the invention to modify Inagami's main storage to be a

DRAM array.

b) a row address register. See Fig.1, component 60, and column 5, lines 13-17.

c) first and second register files, each of said register files capable of being loaded or

stored in response to a single latch signal. See Fig.1, components VMR0-VMR7 and

VR0-VR7. Note that these registers may be loaded or stored in response to a single load

or store signal shown in Fig.4, Fig.5, and column 1, lines 52-64.

d) Inagami has not taught that each of said register files is also capable of being placed

into an active state and an inactive state. However, Parady has taught a thread switch

command which performs such state toggling. More specifically, in Parady, every time a

thread switch occurs, a new register file becomes active and the previously active register

file becomes inactive. This allows for thread switching without having to save or reload

a context of a thread, thereby saving processing time. A person of ordinary skill in the art

would have recognized that multithreading and thread switching are beneficial tools for a

system because when one thread stalls, another thread may be switched in and executed,

thereby preventing the processor from going idle. With thread switching comes the

switching of register files as well. Therefore, it would have been obvious to one of

ordinary skill in the art at the time of the invention to modify Inagami to toggle between

active and inactive register file states because switching of register sets supports thread

switching, which as described above, prevents a processor from staying idle during a

stall, thereby increasing throughput and efficiency.

e) first and second functional units, said first and second functional units having

respective first and second instruction sets and capable of accessing said first and second

register sets. See Fig.1 and note that the first set of functional units could be component

5, which executes manipulation instructions like multiplication, addition, etc. See

column 4, lines 35-37. The second set of functional units could be component 2 of Fig.1,

which executes data transfer instructions such as loads and stores. See column 4, lines

32-35.

f) whereby said first and second register files comprise a parallel access port (see connections between register files and switches 120-123) operative to parallely transfer contents of said register file between a DRAM row as selected by said row-address register (again see Fig.1 and note that these connections allow register files to be loaded with DRAM contents), each said register file further comprising at least a second access port operative to transfer data between a selected register file and said second functional unit (see the connections in Fig.1 between the switches 120-123 and the load/store pipes (second functional unit...these allow data to be read from the register files by the pipes and ultimately stored in DRAM).

g) whereby said first instruction set comprises at least: .

    (i) a command to manipulate data in a data register with a register file. See column 4, lines 35-37.

h) whereby said second instruction set comprises at least:

    (i) a command to perform arithmetic on said row address register. See Fig.6, column 7, line 66, to column 8, line 9, and note that arithmetic is performed on the row address registers by the start address calculation unit 310.

    (ii) a command to load the row pointed to by said row address register into a selected set of registers of said register files. See Fig.4, and column 1, lines 52-59.

69.   Referring to claim 24, Inagami in view of Parady has taught a processor as described in claim 23. Inagami has not explicitly taught that said first and second functional units each respectively execute a command from said first and second instruction sets substantially contemporaneously. However, it should be noted that the

load/store pipes 2 and the operation pipes 5 are completely separate (see Fig. 1). That is,

there is not a single unit which executes both instructions. Consequently, both the first

and second commands (for instance, an add and a load) could execute simultaneously and

this would result in the most efficiency as two operations may be performed in less time

than performing one after the other. As a result, it would have been obvious to execute

the first and second commands simultaneously because Inagami's hardware supports it.

70.   Referring to claim 25, Inagami in view of Parady has taught a processor as

described in claim 24. Inagami has further taught:

a) a first software module comprising data manipulation commands drawn from said first

instruction set, said first software module executed by said first functional unit. It is

inherent that a group of instructions exist which causes the manipulation of register data.

These commands, which include multiplication, addition, etc. (column 4, lines 35-37),

would be executed by the operation pipes 5 (Fig. 1).

b) a second software module comprising a parallel data transfer command drawn from

said second instruction set, said second software module being executed by said second

functional unit. See column 1, lines 52-64, and note that these transfer commands are

executed by the second functional unit (load/store pipes). See column 4, lines 32-35.

c) whereby said second software module operates in support of said first software module

to prefetch data from said DRAM array into one of said register files in advance of said

data being needed by said first software module. Clearly, when load instructions are

executed, they are executed to bring data into the memory so that subsequent instructions

may use that data. This is prefetching in that the data is prefetched before the consumer

instruction actually requires it.

71.   Referring to claim 26, Inagami in view of Parady has taught a processor as

described in claim 23. Parady has further taught that the second instruction set further

comprises a command to toggle a register set between said active and inactive states. As

discussed in Parady's abstract, a thread switch occurs on a cache miss during a load

instruction's execution. Therefore, this command is built into a load instruction which is

part of the instruction set.

72.   Referring to claim 27, Inagami in view of Parady has taught a processor as

described in claim 26. Parady has further taught that said toggle command causes said

first register file to toggle from the inactive state to the active state and also causes the

second register file to toggle from the active state to the inactive state. Again, as

described in the rejection of claim 23 above, every time a thread switch occurs, a new

register file becomes active and the previously active register file becomes inactive. That

is, each thread has its own register file (column 2, lines 35-37). Consequently, when a

thread switch occurs, the register file corresponding to the switched in thread goes from

inactive to active, while the register file corresponding to the switched out thread goes

from active to inactive.

73.   Claims 28-45 and 49 are rejected under 35 U.S.C. 103(a) as being unpatentable

over Inagami in view of Parady, as applied above, and further in view of Bissett et al.,

U.S. Patent No. 5,896,523 (herein referred to as Bissett).

74.   Referring to claim 28, Inagami has taught a processor comprising:

a) an array comprising a plurality of random access memory cells arranged in rows and

columns. See Fig. 1 and note that main memory (component 1) inherently comprises

rows and columns of memory cells. Inagami has not explicitly taught that the memory

array is a DRAM array. However, Official Notice is taken that DRAM and its

advantages are well known and expected in the art. More specifically, DRAM is a very

popular memory technology because of its high density and low price (in comparison to

other memory such as SRAM). Therefore, it would have been obvious to one of ordinary

skill in the art at the time of the invention to modify Inagami's main storage to be a

DRAM array.

b) first and second dual-port register files, each of said register files capable of parallely

transferring data between a row of said DRAM array. See Fig. 1, components VMR0-

VMR7 and VR0-VR7. Note that these registers may be loaded or stored in response to a

single load or store signal shown in Fig.4, Fig.5, and column 1, lines 52-64. Also, it

should be noted that these files are at least dual-port in that they have ports for reading

and writing (see Fig.1)

c) Inagami has not taught that each of said register files is also capable of being placed

into an active state and an inactive state. However, Parady has taught a thread switch

command which performs such state toggling. More specifically, in Parady, every time a

thread switch occurs, a new register file becomes active and the previously active register

file becomes inactive. This allows for thread switching without having to save or reload

a context of a thread, thereby saving processing time. A person of ordinary skill in the art

would have recognized that multithreading and thread switching are beneficial tools for a

system because when one thread stalls, another thread may be switched in and executed,

thereby preventing the processor from going idle. With thread switching comes the

switching of register files as well. Therefore, it would have been obvious to one of

ordinary skill in the art at the time of the invention to modify Inagami to toggle between

active and inactive register file states because switching of register sets supports thread

switching, which as described above, prevents a processor from staying idle during a

stall, thereby increasing throughput and efficiency.

d) first and second functional units, said first and second functional units having

respective first and second instruction sets. See Fig.1 and note that the first set of

functional units would be component 5, which executes manipulation instructions like

multiplication, addition, etc. See column 4, lines 35-37. The second set of functional

units would be component 2 of Fig.1, which executes data transfer instructions such as

loads and stores. See column 4, lines 32-35.

e) whereby said first instruction set comprises at least:

> (i) a command to manipulate data in a data register with a register file. See
>
> column 4, lines 35-37.

f) whereby said second instruction set comprises at least:

> (i) a command to place an inactive register file into said active state, whereby
>
> when the register set is activated, it becomes an architectural register set of said
>
> first functional unit. See Parady, and note the thread switch command that from
>
> the abstract and from Fig.3. More specifically, when a thread switch occurs, the
>
> register file associated with the "switched-in" thread will become active and
>
> consequently used by the system during execution of that thread.
>
> (ii) Inagami has taught a command to unidirectionally transfer data between a row
>
> of said DRAM array and a data register file. See Fig.4. Neither Inagami nor
>
> Parady have taught such a transfer involves an inactive register file. However,

Bissett has taught performing data prefetches (loads) in the background. And, this

is beneficial because background operations do not influence software execution,

thereby allowing the current program to run normally while also accomplishing a

task in the background. See column 4, lines 3-8. And, as is known in the art,

prefetching is beneficial because data is brought in from memory before an

instruction needs it. Then, when the instruction does actually execute, the data is

already fetched, allowing the instruction to execute more quickly. Consequently,

it would have been obvious to one of ordinary skill in the art at the time of the

invention to modify Inagami in view of Parady in view of Bissett such that

Inagami in view of Parady performs background prefetching to a register file is

not currently in use (one that corresponds to an inactive thread).

(iii) ***NOTE*** As an alternate interpretation, an inactive register file could be

nothing more than a file which is not currently being accessed by the functional

units. This could be the case in Fig.1, where there are many register files. Some

may not be needed by functional units 5. These would be inactive and a load

instruction may be the instructions used to transfer data to the inactive file. In

addition, when the functional units do request operands from the inactive file (say

in response to an add instruction), then the inactive file becomes active and

accessible to the functional unit. Applicant should amend accordingly to avoid

both interpretations of Inagami, etc.

75.   Referring to claim 29, Inagami in view of Parady and further in view of Bissett

has taught a processor as described in claim 28. Inagami has further taught that said

command to unidirectionally transfer data causes data to be transferred from a row of the

DRAM array to said selected inactive data register file. See Fig.4.

76.   Referring to claim 30, Inagami in view of Parady and further in view of Bissett

has taught a processor as described in claim 28. Inagami has further taught that said

command to unidirectionally transfer data causes data to be transferred from said selected

inactive data register file to a row of the DRAM array. See Fig.5.

77.   Referring to claim 31, Inagami in view of Parady and further in view of Bissett

has taught a processor as described in claim 28. Parady has further taught that the said

command to place the selected inactive register file into the active state is a command

that also causes the remaining register file to toggle from the active state into the inactive

state. As discussed in Parady's abstract, a thread switch occurs on a cache miss during a

load instruction's execution. Therefore, this command is built into a load instruction

which is part of the instruction set.

78.   Referring to claim 32, Inagami in view of Parady and further in view of Bissett

has taught a processor as described in claim 28.

a) Inagami has further taught at least one additional register file. Note that there are at

least 16 register files shown in Fig.1 (VMR0-VMR7 and VR0-VR7).

b) Parady has further taught that the said command to place the selected inactive register

file into the active state is a command that also causes a selected other register file to

toggle from the active state into the inactive state. As discussed in Parady's abstract, a

thread switch occurs on a cache miss during a load instruction's execution. Therefore,

this command is built into a load instruction which is part of the instruction set.

79.   Referring to claim 33, Inagami in view of Parady and further in view of Bissett

has taught a processor as described in claim 28. Inagami has further taught:

a) at least one a row address pointer, whereby at least one command in said second

instruction set uses said row address pointer to identify a row in DRAM. See Fig.1,

component 60, and column 5, lines 13-17.

b) the second instruction set further comprises a command to manipulate the at least one

row address pointer. See Fig.6, column 7, line 66, to column 8, line 9, and note that

arithmetic is performed on the row address registers by the start address calculation unit

310.

80.   Referring to claim 34, Inagami in view of Parady and further in view of Bissett

has taught a processor as described in claim 28. Inagami has further taught:

a) at least one bit mask. See Fig.4, component 22.

b) the second instruction set further comprises a command to move a subset of elements

between a selected register file and a selected row of said DRAM array, whereby said

subset is identified by said bit mask. See fig.4 and Fig.5.

81.   Referring to claim 35, Inagami in view of Parady and further in view of Bissett

has taught a processor as described in claim 28.

a) Inagami has not explicitly taught a dispatch unit but it is deemed inherent by the

examiner that such a component exists. That is, instructions must be dispatched

somehow to the functional units. Consequently, a dispatch unit is required.

b) Inagami has further taught a plurality of functional units that each execute a respective

instruction stream as dispatched by said dispatch unit. See functional units 5-0 to 5-3 in

Fig.1. Each of units 5 may execute mult, add, etc., all of which must be dispatched.

c) Inagami has not explicitly taught that the first functional unit is a multi-issue functional

unit. However, Parady has taught such a concept. Note that the functional unit of Parady

may comprise components 28, 38, 40, 42, 44, and 46 of Fig.1. This includes a dispatch

unit, which must inherently exists to dispatch instructions (in this case 4 instructions at a

time (column 3, lines 14-17)), and a plurality of functional units (38-46) which may each

execute dispatched instructions. Having multiple functional units and a multi-issue

dispatcher allows multiple instructions to be executed at any given time, thereby

increasing throughput. As a result, it would have been obvious to one of ordinary skill in

the art at the time of the invention to modify Inagami to have a multi-issue functional

unit.

82.   Referring to claim 36, Inagami in view of Parady and further in view of Bissett

has taught a processor as described in claim 28. Inagami has further taught:

a) a first software module comprising a set of data manipulation commands drawn from

said first instruction set, said first software module executed by said first functional unit.

It is inherent that a group of instructions exist which causes the manipulation of register

data. These commands, which include multiplication, addition, etc. (column 4, lines 35-

37), would be executed by the operation pipes 5 (Fig.1).

b) a second software module comprising a set of parallel data transfer commands drawn

from said second instruction set, said second software module being executed by said

second functional unit. See column 1, lines 52-64, and note that these transfer commands

are executed by the second functional unit (load/store pipes). See column 4, lines 32-35.

c) whereby said second software module operates in support of said first software module

to prefetch data from said DRAM array into one of said register files in advance of said

data being needed by said first software module. Clearly, when load instructions are

executed, they are executed to bring data into the memory so that subsequent instructions

may use that data. This is prefetching in that the data is prefetched before the consumer

instruction actually requires it.

83.   Referring to claim 37, Inagami in view of Parady and further in view of Bissett

has taught a processor as described in claim 28. Inagami has further taught that:

a) said first software module contains an instruction that reference registers within an

architectural register set visible to said first functional unit, whereby said architectural

register set corresponds to at least partially to said one of said register files that is in an

active state. See column 4, lines 35-37, and note addition and multiplication instructions

would exist which operate on data retrieved from register files (Fig.1). Clearly, if the

functional unit 5 is retrieving data from a register file, then that register file is visible and

in an active state.

b) said second software module contains instructions that cause data to be transferred

between an inactive register set and said DRAM array. As discussed above, a register

file does not need to be read every cycle. Therefore, it may be inactive with respect to

the functional units. However, since the load pipes are separate from the functional units,

the data transfer may occur even if the file is not being used by a functional unit.

c) Finally, recall that Parady has taught that the second software module also executes a

command to toggle a selected register set between said active and inactive states. More

specifically, Parady has taught a thread switch command which performs such toggling.

Every time a thread switch occurs, a new register file becomes active and the previously

active register file becomes inactive.

84.   Referring to claim 38, Inagami in view of Parady and further in view of Bissett

has taught a processor as described in claim 28. Inagami has further taught that each of

said register files contain a number of words, N, matched to the number of words in a

row of said DRAM array, and said parallel load and store operations involve moving said

selected row in its entirety to said selected register file. See Fig.4 and note that if the

vector is all 1's then all of the rows will be moved to all of the registers. That is the

register file may accommodate N words from DRAM.

85.   Referring to claim 39, Inagami in view of Parady and further in view of Bissett

has taught a processor as described in claim 28. Inagami has further taught a mask and

switch unit interposed between said DRAM array and at least one of said register files.

See Fig.4 and Fig.5.

86.   Referring to claim 40, Inagami in view of Parady and further in view of Bissett

has taught a processor as described in claim 28. Inagami in view of Parady and further in

view of Bissett has not explicitly taught that said second set of instructions comprises a

command to cause data to be moved from one register to another within a given one of

said register files (individual register-to-register move operations). However, Official

Notice is taken the register-register move operations are well known and expected in the

art. These operations at the very least allow for the copying of registers. Consequently,

it would have been obvious to one of ordinary skill in the art at the time of the invention

to implement register-register move operations.

87.   Referring to claim 41, Inagami in view of Parady and further in view of Bissett

has taught a processor as described in claim 28. Inagami has further taught that said

second instruction set is used to implement an intelligent caching scheme, whereby said

register files act as a cache and said second set of instructions are executed in lieu of a

standard cache that maintains most recently used data and enforces a set associative or a

direct-mapped caching policy. It should be noted that caches are not discussed in any

way whatsoever in Inagami. Consequently, it is determined that Inagami does not

employ a cache. And, register files hold recent operand data which is to be used by the

processor for operations. As a result, the register files act as a cache for holding recent

operation data.

88.   Referring to claim 42, Inagami in view of Parady and further in view of Bissett

has taught a processor as described in claim 28.

a) Inagami has not explicitly taught an instruction register coupled to receive instructions

from said instruction set, said instruction register operative to hold an instruction to be

executed by said data assembly unit. However, the examiner has deemed an instruction

register (IR) as being a component which inherently exists within a system that executes

instructions. That is, when instructions are fetched from memory, they must be held in an

IR so that they may be decoded and executed. This includes instructions to be executed

by the data assembly unit (Fig. 1, component 2).

b) Inagami has not explicitly taught a local program memory, but this is also inherent as

instructions must be stored in some form of memory if they are to be executed.

c) Inagami has not taught that said second functional unit corresponds to a data assembly

unit, and said data assembly unit receives an instruction from said second instruction set

that causes a separate control thread of instructions to be accessed from said local

program memory and executed by said data assembly unit. However, Parady has taught

this concept. As discussed above, when a load is executed (by the data assembly unit)

but it misses the cache, a thread switch occurs, thereby causing a new thread of instructions to be accessed and executed.

89.   Referring to claim 43, Inagami in view of Parady and further in view of Bissett has taught a processor as described in claim 42.

a) Inagami has not explicitly taught a prefetch unit that prefetches instructions from the first and second instruction sets from a single very long instruction word (VLIW) instruction memory. However, Official Notice is taken that both prefetching and VLIW instructions are well known concepts in the art. Prefetching allows instructions/data to be fetched before they are actually needed. Therefore, when they are needed, they will be available immediately, as opposed to fetching them at that time. This will increase efficiency. Consequently, it would have been obvious to one of ordinary skill in the art at the time of the invention to modify Inagami to include a prefetch unit. Also, VLIW instructions allow for multiple instructions to be executed at the same time and since they are bundled together during compilation, the need for dynamic scheduling is reduced. As a result, it would have been obvious to one of ordinary skill in the art at the time of the invention to modify Inagami to implement VLIW instructions.

b) Inagami has not explicitly taught a dispatch unit that dispatches instructions from the first instruction set to the functional units and dispatches instructions from the second instruction stream to the data assembly unit. However, such a component is deemed as inherently existing by the examiner. That is, instructions must be dispatched somehow to the functional units. Consequently, a dispatch unit is required.

90.   Referring to claim 44, Inagami in view of Parady and further in view of Bissett has taught a processor as described in claim 28.

a) Inagami has further taught a command to precharge a row of the DRAM array. This is

deemed inherent by the examiner because in a DRAM, a row must be precharged before

it may be read. See Wright, column 1, lines 43-59, for further information.

b) Also recall that it would have been obvious to modify Inagami to perform prefetching.

When prefetching, the system must monitor what instructions it is prefetching for,

otherwise it will not know what data to prefetch. In addition, when prefetching, the unit

would perform speculative precharging as the DRAM row needs to be precharged in

order to fetch from it. It would be speculative because the precharging is done before it is

know whether the prefetched data will actually be used or not.

91.   Referring to claim 45, Inagami has taught a processor comprising:

a) an array comprising a plurality of random access memory cells. See Fig.1 and note

that main memory (component 1) inherently comprises memory cells. Inagami has not

explicitly taught that the memory array is a DRAM array. However, Official Notice is

taken that DRAM and its advantages are well known and expected in the art. More

specifically, DRAM is a very popular memory technology because of its high density and

low price (in comparison to other memory such as SRAM). Therefore, it would have

been obvious to one of ordinary skill in the art at the time of the invention to modify

Inagami's main storage to be a DRAM array.

b) first and second dual-port register files (see Fig.1, components VMR0-VMR7 and

VR0-VR7), whereby the first port of each of said register files is a parallel access port

and is parallely coupled to said DRAM array (see Fig.1, note that if transfers occur

between DRAM and registers, as shown in Fig.4 and Fig.5, then a port must couple

registers to DRAM).

c) Inagami has not taught that each of said register files is also capable of being placed

into an active state and an inactive state. However, Parady has taught a thread switch

command which performs such state toggling. More specifically, in Parady, every time a

thread switch occurs, a new register file becomes active and the previously active register

file becomes inactive. This allows for thread switching without having to save or reload

a context of a thread, thereby saving processing time. A person of ordinary skill in the art

would have recognized that multithreading and thread switching are beneficial tools for a

system because when one thread stalls, another thread may be switched in and executed,

thereby preventing the processor from going idle. With thread switching comes the

switching of register files as well. Therefore, it would have been obvious to one of

ordinary skill in the art at the time of the invention to modify Inagami to toggle between

active and inactive register file states because switching of register sets supports thread

switching, which as described above, prevents a processor from staying idle during a

stall, thereby increasing throughput and efficiency.

d) at least one functional unit that executes a first program, said functional unit coupled to

said second port of said register files, said functional unit responsive to commands

exclusively involving architectural register operands that map onto to the registers within

a register file that is in the active state. See Fig.1 and note that the first set of functional

units would be component 5, which executes manipulation instructions like

multiplication, addition, etc. In order to do this, it must be coupled to registers, as shown

in Fig.1, for retrieving an operating upon operands.

e) a data assembly responsive to an instruction set comprising at least:

(i) a command that causes data to be moved between the DRAM array and a register file that is in the inactive state. See Parady, and note the thread switch command that from the abstract and from Fig.3. More specifically, when a thread switch occurs, the register file associated with the "switched-in" thread will become active and consequently used by the system during execution of that thread. At the same time, the register file associated with the "switched-out" thread will become inactive.

(ii) Inagami has taught a command to transfer data between the DRAM array and a data register file. See Fig.4. Neither Inagami nor Parady have taught such a transfer involves an inactive register file. However, Bissett has taught performing data prefetches (loads) in the background. And, this is beneficial because background operations do not influence software execution, thereby allowing the current program to run normally while also accomplishing a task in the background. See column 4, lines 3-8. And, as is known in the art, prefetching is beneficial because data is brought in from memory before an instruction needs it. Then, when the instruction does actually execute, the data is already fetched, allowing the instruction to execute more quickly. Consequently, it would have been obvious to one of ordinary skill in the art at the time of the invention to modify Inagami in view of Parady in view of Bissett such that Inagami in view of Parady performs background prefetching to a register file is not currently in use (one that corresponds to an inactive thread).

(iii) ***NOTE*** As an alternate interpretation, an inactive register file could be nothing more than a file which is not currently being accessed by the functional

units. This could be the case in Fig.1, where there are many register files. Some

may not be needed by functional units 5. These would be inactive and a load

instruction may be the instructions used to transfer data to the inactive file. In

addition, when the functional units do request operands from the inactive file (say

in response to an add instruction), then the inactive file becomes active and

accessible to the functional unit. Applicant should amend accordingly to avoid

both interpretations of Inagami, etc.

92.   Referring to claim 49, Inagami has taught a digital processor comprising:

a) an array having a plurality of random access memory cells arranged in rows and

columns. See Fig.1 and note that main memory (component 1) inherently comprises

rows and columns of memory cells. Inagami has not explicitly taught that the memory

array is a DRAM array. However, Official Notice is taken that DRAM and its

advantages are well known and expected in the art. More specifically, DRAM is a very

popular memory technology because of its high density and low price (in comparison to

other memory such as SRAM). Therefore, it would have been obvious to one of ordinary

skill in the art at the time of the invention to modify Inagami's main storage to be a

DRAM array.

b) first and second dual-port register files, each of said register files capable of parallel

transferring data between a row of said DRAM array. See Fig.1, components VMR0-

VMR7 and VR0-VR7. Note that these registers may be loaded or stored in response to a

single load or store signal shown in Fig.4, Fig.5, and column 1, lines 52-64. Also, it

should be noted that these files are at least dual-port in that they have ports for reading

and writing (see Fig.1).

c) Inagami has not taught that each of said register files is also capable of being placed

into an active state and an inactive state. However, Parady has taught a thread switch

command which performs such state toggling. More specifically, in Parady, every time a

thread switch occurs, a new register file becomes active and the previously active register

file becomes inactive. This allows for thread switching without having to save or reload

a context of a thread, thereby saving processing time. A person of ordinary skill in the art

would have recognized that multithreading and thread switching are beneficial tools for a

system because when one thread stalls, another thread may be switched in and executed,

thereby preventing the processor from going idle. With thread switching comes the

switching of register files as well. Therefore, it would have been obvious to one of

ordinary skill in the art at the time of the invention to modify Inagami to toggle between

active and inactive register file states because switching of register sets supports thread

switching, which as described above, prevents a processor from staying idle during a

stall, thereby increasing throughput and efficiency.

d) first and second functional units. See Fig.1, components 5 and 2, respectively.

e) a method for processing data comprising:

> (i) manipulating data in a data register with a register file using said first
>
> functional unit. See column 4, lines 35-37.
>
> (ii) using said second functional unit. See column 4, lines 32-35.
>
> (iii) placing an inactive register file into said active state, whereby when the
>
> register set is activated, it becomes an architectural register set of said first
>
> functional unit. See Parady, and note the thread switch command that from the
>
> abstract and from Fig.3. More specifically, when a thread switch occurs, the

register file associated with the "switched-in" thread will become active and consequently used by the system during execution of that thread.

(ii) Inagami has taught unidirectionally transferring data between a row of said DRAM array and a selected data register file. See Fig.4. Neither Inagami nor Parady have taught such a transfer involves an inactive register file. However, Bissett has taught performing data prefetches (loads) in the background. And, this is beneficial because background operations do not influence software execution, thereby allowing the current program to run normally while also accomplishing a task in the background. See column 4, lines 3-8. And, as is known in the art, prefetching is beneficial because data is brought in from memory before an instruction needs it. Then, when the instruction does actually execute, the data is already fetched, allowing the instruction to execute more quickly. Consequently, it would have been obvious to one of ordinary skill in the art at the time of the invention to modify Inagami in view of Parady in view of Bissett such that Inagami in view of Parady performs background prefetching to a register file is not currently in use (one that corresponds to an inactive thread).

(iii) ***NOTE*** As an alternate interpretation, an inactive register file could be nothing more than a file which is not currently being accessed by the functional units. This could be the case in Fig.1, where there are many register files. Some may not be needed by functional units 5. These would be inactive and a load instruction may be the instructions used to transfer data to the inactive file. In addition, when the functional units do request operands from the inactive file (say in response to an add instruction), then the inactive file becomes active and

accessible to the functional unit. Applicant should amend accordingly to avoid

both interpretations of Inagami, etc.

Conclusion

Any inquiry concerning this communication or earlier communications from the

examiner should be directed to David J. Huisman whose telephone number is (571) 272-

4168. The examiner can normally be reached on Monday-Friday (8:00-4:30).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Eddie Chan can be reached on (571) 272-4162. The fax phone number for

the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the

Patent Application Information Retrieval (PAIR) system. Status information for

published applications may be obtained from either Private PAIR or Public PAIR. Status

information for unpublished applications is available through Private PAIR only. For

more information about the PAIR system, see http://pair-direct.uspto.gov. Should you

have questions on access to the Private PAIR system, contact the Electronic Business

Center (EBC) at 866-217-9197 (toll-free).

DJH
David J. Huisman
December 7, 2004

EDDIE CHAN
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100